

# CUnet Family MKY44-DA16A

DATA SHEET

https://www.steptechnica.com/

# MKY44 Series CUnet-Compliant Intelligent Slave ICs

key words: 2ch 16 bits D/A 2 types of analog output update mode 8 bits DI 8 bits DO



# ■ MKY44-DA16A Specifications

Model : MKY44-DA16A

• ADC : AD5752 external with SPI

connection

Number of channels : 2-channel

Analog output update mode

• CC(CUnet Cycle)

• SNS(Sequential Number Synchronization)

• DIO : 8 bits DI/8 bits DO

Power voltage : 3.3 V
 Power consumption : 20 mA
 Temperature range : -40 to +85 °C

● Package : 64-pin TQFP (0.5 mm pitch 10

 $mm\times 10\;mm)$ 

• ST44SW : Required

Specifications of Analog Devices D/A Converter AD5752


Built-in output amplifier

• Analog output range : +5 V, +10 V,  $\pm 5 \text{ V}$ ,  $\pm 10 \text{ V}$ 

D/A conversion resolution : 16 bits
 Integral non-linearity error : Max. ±16 LSB
 Differential linearity error : Max. ±1 LSB
 Number of channels : 2-channel

# ■ Applications

Industrial devices Medical devices Measurement devices Power wire monitoring Process control



 $Note: N.\ C.\ pin is\ not\ connected.\ Pins\ prefixed\ with\ "\#"\ are\ negative\ logic\ (active\ Low).$ 

#### Overview

The MKY44-DA16A is a CUnet station IC with analog output function. With an MKY44-DA16A, analog output and DIO control can be achieved on one chip without using the CPU, by connecting an AD5752 (Analog Devices DA converter) by SPI. DA and DO output speed depends on the speed of the CUnet network. Because a CUnet network allows multiple-master configurations, to output DA and DO, the IC must specify the CUnet IC to be its master. The MKY44-DA16A's DOSA (Data Output Station Address) pin is used to specify the network address of the IC to be its master. When this is done, the MKY44-DA16A outputs the control data written to the memory of the specified master. Input data (DI) is automatically input to the MKY44-DA16A's own memory block and automatically copied to all CUnet ICs through CUnet communication (memory sharing). Existing users of CUnet can get analog output control just by adding this product to their networks. New users have the opportunity to reduce DA control wiring that used to use parallel connections and to achieve easy, networked analog control.

### ■ D/A Conversion Timing and Output Clear Function

CUnet executes communication regularly. The data to output the analog voltage is regularly passed to the MKY44-DA16A through this cycle. The MKY44-DA16A using this data has two analog output update modes; CC (CUnet Cycle) and SNS (Sequential Number Synchronization).

If CC is selected as the analog output update mode, it will update the analog output voltage at the next CUnet time period after the DOSA value for each CUnet cycle. The cycle time of CUnet is a constant value based on the transfer rate, etc. For example, in a system with 4 nodes at 12 Mbps, the cycle time would be  $155 \, \mu s$ . In this example, if the application has the user CPU constantly change the CUnet shared memory data that is the analog output of the D/A station by rewriting it, the analog output voltage of the D/A station will be updated every  $155 \, \mu s$ .

If SNS is selected as the analog output update mode, it will update the analog output voltage only when the SN (Sequential Number) value for update notification changes. Furthermore, this is only if SN does not change to "0x00". In this mode, you can maintain the analog output voltage of the MKY44-DA16A by leaving SN as "0x00" in cases such as when the sender of the analog value is not ready during the initial state after a reset. Also, by making the sender of the analog value update the SN value in a chosen time, you can control the update time of the analog output voltage for the MKY44-DA16A.

If the analog values of both ch0 and ch1 are updated at the same time, the MKY44-DA16A controls DAC so that the analog outputs of both ch0 and ch1 change simultaneously. Also, if the communication cable of the D/A station is disconnected, or if data cannot reach the MKY44-DA16A because the device to write the CUnet shared memory data for analog output is disconnected from communication, the MKY44-DA16A will be able to clear the analog output voltage (setting it to "0x0000"). In this case, pin #DoClr can be set to select whether to clear the analog output voltage or to maintain the existing output voltage.

# ■ DOSA Setting and Output Target Data

The MKY44-DA16A treats as the output target the MB (Memory Block) data corresponding to the specified DOSA value.

- (1) The word in bits 15 to 0 is the analog output data of ch0. The word in bits 31 to 16 is the analog output data of ch1. Since the data is in little-endian format, the LSB is in the smallest address. D/A conversion is performed with SNS (Sequential Number Synchronization) or CC (CUnetCycle) according to the setting of pin #SNS, and the analog output voltage is updated in the data in this area. The analog output value is echoed back to the EAO (Echo back Analog Out) area of the MB specified by the SA setting.
- (2) The byte in bits 39 to 32 is the data to output to the general-purpose output pin. The MKY44-DA16A outputs the data to the general-purpose output pin in the next CUnet time period after the DOSA value for each CUnet cycle.
- (3) The 2 bytes in bits 55 to 40 are "d.c." (don't care). The value in this area will not affect the operation of the MKY44-DA16A.
- (4) The MKY44-DA16A refers to the sequential number (SN) of bit 63 to 56. This value returns an echo to the ESN (Echo back Sequential Number) area of the MB specified by the SA setting.

Address	0x07	0x06	0x05	0x04	0x03	0x02	0x01	0x00
bit	63 to 56	55 to 48 47 to 40		39 to 32	31 to 16		15 to 0	
	SN	d.c.		Do7 to Do0	Analog	Out ch1	Analog Out ch0	



# ■ Data Placement of the Occupied Memory Block

The MKY44-DA16A occupies one MB (memory block) corresponding to the specified SA value. The MB occupied by the MKY44-DA16A is 8 bytes (64 bits). The data configuration within the 8 bytes is as follows.

Address	0x	.07	0x	06	0x	05	0x04		0x03	0x02	0x01	0x00
bit	63 t	o 56	55 to	o 48	47 t	o 40	39 to 32		31 to 16		15 to 0	
	ES	ESN Status		tus	EI	Oo .	Di7 t	o Di0	Echo back A	analog Out ch1	Echo back Analog Out ch0	
•	55	54	53	52	51	50	49	48				
	SPIED	DoClr	VOLsel	SPIE	SNS	DiInv	"0"	POLsel				

- (1) EAO (Echo back Analog Out), in bits 31 to 16 and in bits 15 to 0, is the echo of the analog output data (AO: Analog Out) shown to the MB that is specified by the DOSA setting. The analog value output to ch1 is shown in the word in bits 31 to 16. The analog value output to ch0 is shown in the word in bits 15 to 0. Since the data is in little-endian format, the LSB is in the smallest address. The value will show "0x0000" from right after reset until the first analog value output. Whether these values are output as Bipolar (0x8000 to 0x0000 to 0x7FFF) or Unipolar (0x0000 to 0xFFFF) depends on the setting of pin #POLsel. The state of pin #POLsel is shown in the POLsel bit of bit 48. When they are set as Bipolar, the POLsel bit is "1".
- (2) The state of pin Di is shown in one byte in bits 39 to 32. The data of the general-purpose input pins (Di7 to Di0) depends on the setting of pin #DiInv. The setting status of pin #DiInv is shown in the DiInv bit, bit 50. If DiInv is "0," the 1 byte data of bits 39 to 32 will be shown by positive logic. In such a case, the status of the eight general-purpose input pins will be shown as "0" when in Low-level and as "1" when in High-level. If the DiInv bit is "1," the data will be shown by negative logic. Thus, the status of the general-purpose input pin will be shown as "1" when at Low-level and as "0" when at High-level.
- (3) EDo (Echo back Data out), the byte from bit 47 to bit 40, is the echo back of the general-purpose output pin data (Do) shown in the MB specified by DOSA setting. By referring to this byte, the device sending out the Do data can confirm that the data is successfully output to the general-purpose output pin.
- (4) The byte from bit 55 to bit 48 shows the setting condition and status of MKY44-DA16A. (The unused bit is "0".)
  - Bits 54, 53, 51, 50, 48: Shows by negative logic the individual settings read out from pins #DoClr, #VOLsel, #SNS, #DiInv, and #POLsel when returning from a reset.
  - Bit 52: SPIE (SPI Error) sets "0" if the connection with D/A conversion element is normal when sampling
    - the analog value, or "1" if the connection is abnormal.
  - Bit 55: Shows "1" when the output of pin #SPIED is Low.
- (5) The byte in bits 63 to 56 (ESN: Echo back Sequential Number) is the echo of the sequential number (SN) shown to the MB that is specified by DOSA setting. The device sending out the SN can ensure that the SN data sent is properly transferred to the other party by referring to this byte.

# ■ DIP-SW Settings for SA/DOSA

MKY44-DA16A reads out the 16 bits of hardware setting data as serial data from the ST44SW, a dedicated LSI, when returning from hardware reset. It is recommended to connect two 8-bit type DIP-SWs to an ST44SW specified for hexadecimal.

The pins to connect a DIP-SW to the ST44SW are pulled up internally when reading from the DIP-SW. These bits recognize the ON state (Low-level) as "1". The following shows MKY44-DA16A's definitions for the bits of the DIP-SWs for setting.

Pin	Name	DIP-	SW No.		Signal	Function/Description			
1	#P17		8	RI	ESERVED	Reserved bit. Turn it off when in use.			
32	#P16	DI	7	RE	ESERVED	Reserved bit. Turn it on when in use.			
31	#P15	P•SV	6		DOSA5				
30	#P14	DIP•SW•DOSA	5		DOSA4				
29	#P13	ASC	4		DOSA3				
28	#P12		3	DOSA	DOSA2	Set DOSA value in hexadecimal, treating the ON state as "1"			
27	#P11		2		DOSA1				
26	#P10		1		DOSA0	]			
21	#P07		8	BPS	BPS1	Set the transfer rate of CUnet.  BPS1, BPS0 = OFF, OFF 12 Mbps  BPS1, BPS0 = OFF, ON (Mbr)			
20	#P06	D	7	Brs	BPS0	BPS1, BPS0 = OFF, ON 6 Mbps BPS1, BPS0 = ON, OFF 3 Mbps BPS1, BPS0 = ON, ON (This setting is disabled.)			
19	#P05	IP•S	6		SA5				
18	#P04	DIP•SW•SA	5		SA4				
17	#P03	⊳	4	SA	SA3	Set SA value in hexadecimal, treating the ON state as "1"			
16	#P02		3	SA	SA2	Set 3A value in nexadeciniai, treating the ON state as 1			
15	#P01		2		SA1				
14	#P00		1		SA0				

The ST44SW has a function that can set SA and DOSA in decimal. For details on setting in decimal, refer to the User's Manual of ST44SW.

# ■ Setting of Pins #POLsel, #VOLsel, #SNS, #DoClr, and #Dilnv

The MKY44-DA16A has pins #POLsel, #VOLsel, #SNS, #DoClr, and #DiInv to set the functions. The MKY44-DA16A obtains the status of these setting pins when returning from a hardware reset. Activate the MKY44-DA16A after setting these pins to fit the user application.

MKY	44-DA16A	Description	Fun	ction	
Pin	Name	Description	Lo-input	Hi-input (open pin)	
18	#POLsel	Analog output type selection	Bipolar: ±n V input	Unipolar: 0 V to +n V input	
19	#VOLsel	Analog output voltage selection	10 V	5 V	
20	#SNS	SN synchronization analog output update	Update the analog output by updating SN (SNS: Sequential Number Synchronization)	Update the analog output for each CUnet cycle (CC: CUnet Cycle)	
21	#DoClr	Clear output when in DONA	Clear output when in DONA	Do not clear output when in DONA	
22	#DiInv	Di logical inversion selection	Logical inversion	No logical inversion	

When the MKY44-DA16A returns from hardware reset, the setting conditions read out from pins #POLsel, #VOLsel, #SNS, #DoClr, and #DiInv are shown in Status byte of the occupied memory block by "1" for Low-level and "0" for High-level.



### **■** Monitor pins of CUnet

Pin	Function
#PING	This pin normally maintains High-level. It transitions to Low-level when the PING instruction is received from another CUnet station, and later it transitions to High-level when a packet with no PING instruction to MKY44-DA16A is not placed is received from another CUnet station.
#CYCT	This pin normally maintains High-level and outputs Low pulse for "2 × Tbps" time at the lead timing of the CUnet cycle. Tbps is 83.33 ns at 12 Mbps, 166.67 ns at 6 Mbps, and 333.33 ns at 3 Mbps.
#MON	This pin outputs the MON signal, which is a standard function of CUnet. This pin retains Low-level while a link has been established with another CUnet device for at least 3 consecutive cycles.
#LCARE	This pin outputs the LCARE signal, which is a standard function of CUnet. This pin outputs the Low-level for 50 ms when the LCARE signal is generated and upon return from hardware reset. As a unique function of the MKY44-DA16A, the Low-level output of this pin is also used to display hardware errors including setting errors.
#MCARE	This pin outputs the MCARE signal, which is a standard function of CUnet. This pin outputs the Low-level for 50 ms when the MCARE signal is generated and upon return from hardware reset. As a unique function of the MKY44-DA16A, the Low-level output of this pin is also used to display hardware errors including setting errors.
DONA	This pin outputs the Low-level when it can confirm the presence of another party issuing operation commands to the MKY44-DA16A.  When it has not confirmed the presence of another party in the past 16 consecutive cycles, it outputs the High-level.

## ■ Connection of LEDs and Display Status

LED connection is recommended for the #MON, #LCARE, #MCARE, DONA pins of MKY44-DA16A. It is recommended to connect green color LED part indicating a stable operation to #MON pin and DONA pin. To #LCARE pin, it is recommended to connect orange color LED part indicating a gentle warning. To #MCARE pin, it is recommended to connect red color LED part indicating a definite warning. These pins have ±2mA current drive capability. Connect them in such a way that the LEDs will light up at Low-level.

The LEDs display the status of MKY44-DA16A. The state in which MON and DONA are lit is when normal operation is possible. Note: The following table does not cover the pin name "#" that shows negative logic, since it is based on signal names.

DONA	MON	LCARE	MCARE	State
				Indicates the state of power off, the state when the #Reset pin is active, or the state when no CUnet devices is linked after returning from hardware reset.
	•			Although a link is successfully established with at least one CUnet device, the station address device (the other party that writes the data to the MKY44-DA16A) set by DOSA is missing.
•	•			The connection of the CUnet network is normal.
			•	The setting values of SA and DOSA of DIP-SW are inappropriate.
				When it becomes clear that at least one CUnet link is not established, the LED flashes for approximately 50 ms.
				When it becomes clear that at least one CUnet link has not been established during the last 3 consecutive scans, the LED flashes for approximately 50 ms.
				When it becomes clear that at least one CUnet link has been disconnected during the last 3 consecutive scans, and when hardware reset is executed, the LED flashes for approximately 50 ms.
		•	•	The following internal hardware of MKY44-DA16A is abnormal.  Blink alternately every second ⇒ DIP-SW read hardware including ST44SW  Blink alternately every two seconds ⇒ MKY44-DA16A internal hardware  Please perform maintenance such as replacement.

●: Continuous lighting □: Flash lighting for about 50 ms ▲: Alternating lit and unlit every few seconds

Unique to MKY44-DA16A display, the status in which only MCARE stays lit means that the settings of SA and DOSA of DIP-SW are inappropriately identical or overlapping values. If LCARE and MCARE keep blinking every few seconds, it means a failure caused by a crash in MKY44-DA16A.

The other signal transitions of MON, LCARE, and MCARE are standard CUnet operation. For more information about these signals, refer to the section "Quality Control and Indication of Network" and others in the User's Manual of the CUnet-dedicated LSI that is installed in the device to refer to the MKY44-DA16A data.

# ■ Support for CUnet mail

The MKY44-DA16A supports the "product inquiry" function of CUnet mail.

# Product Inquiry Using the Mail Function

Upon receiving a message in product inquiry format using the "CUnet?" character string, the MKY44-DA16A replies to the sender using the basic format of the MKY44-DA16A (see below). You can make a product inquiry from any node.

# ◆ Product Inquiry Format

Address	0x00	0x01	0x02	0x03	0x04	0x05	0x06	0x07
Ascii	C	U	n	e	t	[sp]	?	[¥r]
Hex	0x43	0x55	0x6E	0x65	0x74	0x20	0x3F	0x0D

#### ♦ Basic Format of the MKY44-DA16A

Address	0x00	0x01	0x02	0x03	0x04	0x05	0x06	0x07	_
Ascii	D	A	1	6	A	[sp]	*VN	*Vn	$\Rightarrow$
Hex	0x44	0x41	0x31	0x36	0x41	0x20	*	*	
Address	0x08	0x09	0x0A	0x0B	0x0C	0x0D	0x0E	0x0F	
Ascii	M	*	*	*	*	*	*	*	
$\Rightarrow$ Hex	0x4D	0x00	SA	DOSA	Status	0x00	0x00	0x00	

# ◆ Description of the Basic Format

Symbol	Name	Description	Valid range
*VN *Vn	Version Number	Shows the version number of the MKY44-DA16A in two ASCII characters. The version numbers start from "01." *VN represents the tens place and *Vn represents the ones place.	01 to 99 (in ASCII)
SA	DIP-SW-SA	Shows the DIP-SW-SA data shown in the section "DIP-SW Settings for SA/DOSA" as one hexadecimal byte.	0x00 to 0xFF
DOSA	DIP-SW-DOSA	Shows the DIP-SW-DOSA data shown in the section "DIP-SW Settings for SA/DOSA" as one hexadecimal byte.	0x00 to 0xFF
Status	Status	The same content as the "Status" in bits 55 to 48, shown in "Data Placement in the Occupied Memory Block" (page 3 of this document), is shown as one hexadecimal byte.	0x00 to 0xFF

If the MKY44-DA16A receives a message in a format different from a "CUnet?" character string, it will return a message in NAK format, in which byte 0x08 of the basic format is "N". In this case, the NAK reason of "0xE0" or "0xE1" will be shown in byte 0x09.


Byte 0x09	Definition
0x03	The received byte 0x09 (MC: Message Code) is not "0x00."
0xE0	The first 8 bytes are irregular.
0xE1	The format is irregular.
0xE2	The mail data size is irregular.

### ■ Configuration Example of the CUnet Analog Input Terminal with the MKY44-DA16A

As shown in the configuration diagram of the CUnet analog input terminal with the MKY44-DA16A, the signal of the MKY44-DA16A network interface (pins CU\_TXE, CU\_TXD, CU\_RXD) signal of the MKY44-DA16A is connected to CUnet through the recommended transceiver and pulse transformer. It connects the MKY44-DA16A and the Analog Devices AD5752. If a current conversion or voltage amplification circuit is required before the analog output of the AD5752, please prepare a circuit that fits the application.

If the voltage output from the AD5752 is  $\pm$  nV (Bipolar), set the Low-level to pin #POLsel of the MKY44-DA16A. With this setting, write D/A conversion data representing -32768 to 0 to 32767 (0x8000 to 0x0000 to 0x7FFF) in the shared memory of CUnet when the sender of the analog value sets the value. If the voltage output from the AD5752 is 0V to  $\pm$  nV (Unipolar), set the High-level to pin #POLsel of the MKY44-DA16A. In this setting, write D/A conversion data representing 0 to 65535 (0x0000 to 0xFFFF) in the shared memory of CUnet when the sender of the analog value sets the value.

The MKY44-DA16A requires the ST44SW, a dedicated LSI to load DIP-SW settings. In a hardware reset, the MKY44-DA16A reads its station address, the transfer rate, the general-purpose output, and the output data controller's station address via the ST44SW to start operation. The MKY44-DA16A has an SPI connection monitor. When SPI connection is normal, the High-level is output to pin #SPIE (SPI Error). When it is abnormal, the Low-level is output to pin #SPIE. The output to this #SPIE pin is updated when the analog value is sampled. The MKY44-DA16A normally outputs the High-level to pin #SPIED (SPI Error Detect). However, after detecting an SPI connection error, it will continue outputting the Low-level to pin #SPIED until the next hardware reset. For applications in which SPI connection errors are detected, it is recommended to perform maintenance to enhance the quality and stability of the device peripheral environment and hardware.




# ■ Pin Functions of the MKY44-DA16A

Pin name	Pin No.	Logic	I/O	Function
DEC1UF	3			Connect a capacitor whose effective capacitance is at least 1 $\mu F$ and a 0.1 $\mu F$ ceramic capacitor for high frequency bypass in parallel between this pin and Vss. Or connect a laminated ceramic capacitor of around 2.2 $\mu F$ with the property that capacitance reduction is about 20% even in DC bias.
#Reset	6	Negative	I/O	The hardware reset input pin of MKY44-DA16A. Right after power is turned on or when the user intentionally resets the hardware, Low should be retained for at least 200 $\mu$ s.
XTAL4i XTAL4o	10, 11			Pins to connect a crystal resonator. Connect a 4 MHz crystal resonator between these pins.  Connect 20 pF ceramic capacitors between these pins and Vss. The layouts must be respectively near the pins. When connecting oscillator, input the clock signal to XTAL4i as shown below and leave XTAL4o to be opened.  Clock frequency: 4 MHz ±500 ppm  Jitter: Within 500 ps
				Rise / Fall time: Within 20 ns (VDD 20% - 80% threshold)
DIP_ON	15	Positive	О	Connect this pin with pin DIP_ON of the ST44SW. For more information about the ST44SW, refer to the ST44SW User's Manual.
DIP_RX	17	Positive	I	$Connect this pin with pin DIP\_TX of the ST44SW. For more information about the ST44SW, refer to the ST44SW User's Manual.\\$
#POLsel	18	Negative	I	Pin to set whether the analog output type should be treated as Bipolar $(\pm n\ V)$ or Unipolar $(0\ V\ to\ + n\ V)$ .
#VOLsel	19	Negative	I	Pin to select the voltage of analog output.
#SNS	20	Negative	I	Pin to set the update mode of analog output to SNS (Sequential Number Synchronization).
#DoClr	21	Negative	I	Setting pin to clear output when in DONA.
#DiInv	22	Negative	I	Pin to set logical inversion of Di0 to Di7.
#DA_CLR	26	Negative	О	Function pin to force D/A output to be "0x0000". Connect it to pin #CLR of the AD5752.
Di0 to Di7	27 to 34	Positive	I	8 bits of general-purpose input pins. Leave these pins open when not in use (internal pull-up).
Do0 to Do7	35 to 42	Positive	О	8 bits of general-purpose output pins. Leave these pins open when not in use.
SPI MISO	43	Positive	I	MISO function pin of SSPI. Connect it to pin SDO of the AD5752.
SPI_MOSI	44	Positive	0	MOSI function pin of SSPI. Connect it to pin SDIN of the AD5752.
SPI SCK	45	Positive	0	SCK function pin of SPI. Connect it to pin SCLK of the AD5752.
#SPI_SS	46	Negative	О	#SS function pin of SPI. Connect it to pin #SYNC of the AD5752.  This pin retains the High-level during the DONA (DO Not Arrival) state.
DONA	47	Positive	О	It is at Low-level at other times.
#DA_LOAD	48	Negative	О	Control pin to batch update D/A output. Connect it to pin #LOAD of the AD5752.
#PING	50	Negative	О	A pin to output the PING signal, which is a standard function of CUnet. When the PING signal occurs, this pin transitions to Low-level.
#CYCT	51	Negative	О	A pin to output the CYCT signal, which is a standard function of CUnet. When the CYCT signal occurs, this pin transitions to Low-level.
#MCARE	53	Negative	О	A pin to output the MCARE signal, which is a standard function of CUnet. This pin outputs the Low-level for about 50 ms, when the MCARE signal occurs and when it returns from hardware reset. It is recommended to connect red color LED indicating a definite warning to this pin.
#LCARE	54	Negative	0	A pin to output the LCARE signal, which is a standard function of CUnet. This pin outputs the Low-level for about 50 ms, when the LCARE signal occurs and when it returns from hardware reset. It is recommended to connect orange color LED indicating a gentle warning to this pin.
#MON	55	Negative	О	A pin to output the MON signal, which is a standard function of CUnet. This pin retains Low-level while a link has been established with another CUnet devices for at least 3 consecutive cycles. It is recommended to connect green color LED indicating a stable operation to this pin.
CU_TXD	56	Positive	О	Output pin to send CUnet packets. Connect this pin to a drive input pin such as of a driver.
CU_TXE	57	Positive	О	A pin to output the High-level while CUnet packets are output.  Connect this pin to the enable input pin of the driver.
CU_RXD	58	Positive	I	A pin to input CUnet packets. Connect this pin to the output pin of the receiver.
#SPIE	60	Negative	О	Pin monitoring the SPI connection state. This pin outputs the Low-level when an SPI error is active. The output of this pin is updated when the analog value is sampled.
#SPIED	61	Negative	О	This pin normally outputs the High-level, but outputs the Low-level from when an SPI connection error is detected until hardware reset.
Vdd	1	, 2, 4, 23		Power pin. Supply 3.3 V.
Vss		5, 9, 12		Power pin. Connected to 0 V.
N.C.	24,	, 13, 14, 16, 25, 49, 52, 62, 63, 64		Do not connect to other signals; keep them open.



# **■** Pin Assignment



Note: N. C. pin is not connected. Pins prefixed with "#" are negative logic (active Low).


# **■** Electrical Ratings


 $(T_A = 25^{\circ}C \quad V_{SS} = 0 \ V)$ 


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Storage temperature	Tstg		-55		125	°C
Operating temperature	Topr		-40		85	°C
Pin voltage (absolute maximum rating)	VI		-0.3		V <sub>DD</sub> +0.3	V
Operating power supply voltage	Vdd		3.0	3.3	3.6	V
Mean operating current	VddA	Vi = V <sub>DD</sub> or Vss, output open XTAL = 4 MHz		10	20	mA
I/O pin capacitance	Ci/o	$V_{DD} = V_i = 0 V$ $Ta = 25$ °C		10		pF
Rise/fall time of input signal	Ticlk	When inputting generated clock of XTAL4i pin			5	ns
Rise/fall time of input signal	Tirf	Schmitt trigger input			100	ms

# ■ Pin Ratings


No	I/O	Name	Туре	No	I/O	Name	Туре	No	I/O	Name	Туре	No	I/O	Name	Туре
1		$V_{DD}$		17	Ι	DIP_RX	A	33	Ι	Di6	Α	49		N.C.	
2		$V_{\mathrm{DD}}$		18	I	#POLsel	A	34	I	Di7	Α	50	О	#PING	В
3		DEC1uF		19	Ι	#VOLsel	A	35	0	Do0	В	51	О	#CYCT	В
4		$V_{DD}$		20	Ι	#SNS	A	36	0	Do1	В	52		N.C.	
5		Vss		21	Ι	#DoClr	A	37	0	Do2	В	53	О	#MCARE	В
6	I/O	#Reset	С	22	Ι	#DiInv	A	38	0	Do3	В	54	О	#LCARE	В
7		N.C.		23		Vdd		39	0	Do4	В	55	О	#MON	В
8		N.C.		24		N.C.		40	О	Do5	В	56	О	CU_TXD	В
9		Vss		25		N.C.		41	О	Do6	В	57	О	CU_TXE	В
10		XTAL4i		26	О	#DA_CLR	В	42	О	Do7	В	58	Ι	CU_RXD	A
11		XTAL4o		27	Ι	Di0	A	43	I	SPI_MISO	Α	59		N.C.	
12		Vss		28	Ι	Di1	A	44	О	SPI_MOSI	В	60	О	#SPIE	В
13		N.C.		29	Ι	Di2	A	45	О	SPI_SCK	В	61	О	#SPIED	В
14		N.C.		30	Ι	Di3	A	46	О	#SPI_SS	В	62		N.C.	
15	О	DIP_ON	В	31	Ι	Di4	A	47	О	DONA	В	63		N.C.	
16		N.C.		32	Ι	Di5	A	48	О	#DA_LOAD	В	64		N.C.	







# **■** Package Dimensions



# **Revision History**

Version	Data	Page	Contents
1.1E	OCT 2013		Issued the first edition
1.2E	JUN 2018	P8	Corrected #Reset signal I/O type
		P12	Corrected the rated values of Type-A and Type-C
1.3E	OCT 2020	P8	Added the functional description for XTAL4i and XTAL4o
1.4E	JAN 2024	P12	Change of address

Document No.: DS MKY44DA16A V1.4E

Issued: January, 2024

Related Manuals: CUnet Introduction Guide STD\_CUSTU\_Vx.xE

CUnet Technical Guide STD\_CUTGN\_Vx.xE

CUnet IC MKY43 User's Manual STD\_CU43\_Vx.xE
CUnet I/O-IC MKY46 User's Manual STD\_CU46\_Vx.xE
CUnet HUB-IC MKY02 User's Manual STD\_CUH02\_Vx.xE

StepTechnica Co., Ltd. 1-1-15, Tateno, Higashiynato-shi, Tokyo 207-0021 TEL: 042-659-8577

https://www.steptechnica.com

#### Note

- 1. The information in this data sheet is subject to change without prior notice. Before using this product, please confirm that this is the latest version of this document.
- 2. Technical information in this data sheet, such as explanations and circuit examples, are references for this product. When actually using this product, always fully evaluate the entire system according to the design purpose based on considerations of peripheral circuits and the PC board environment. We assume no responsibility for any incompatibility between this product and your system.
- 3. We assume no responsibility whatsoever for any losses or damages arising from the use of the information, products, and circuits in this data sheet, or for infringement of patents and any other rights of a third party.
- 4. When using this product and the information and circuits in this data sheet, we do not guarantee the right to use any property rights, intellectual property rights, and any other rights of a third party.
- 5. This product is not designed for use in critical applications, such as life support systems. Contact us when considering such applications.
- $6. \ No\ part\ of\ this\ data\ sheet\ may\ be\ copied\ or\ reproduced\ in\ any\ form\ or\ by\ any\ means\ without\ prior\ written\ permission\ from\ Step Technica\ Co.,\ Ltd..$

(C) 2020 STEP TECHNICA CO., LTD.

